Partnership Announcement !!!

 HSDC has partnered with GRL(Granite River Labs) to serive your Signal Integrity tests and measurements.

What We Do  

Provide Signal Integrity Measurement and Analysis Services

• On-Site Signal Integrity Measurement (New !!)
• SI-clean service package (please call for details)
  
• High speed PCB design consultation
  
• VNA and TDR measurement services
  
• HFSS and CST models and simulations
• High speed PCB design
  
• Protable probe station and accessories

Why High Speed Design Center?

Based in the heart of Silicon Valley, High Speed Design Center delivers world-class quality backed by more than 10 years of signal integrity engineering experience. From high speed memory systems to package and PCB designs, HSDC combines expertise, the latest testing equipment, and a customer-centered focus for the Bay Area’s best service and data.

Led by founder Ben Chia, HSDC brings together a unique-skill set for a one-of-a-kind consulting experience:

1. Engineering expertise trusted by high-profile technology firms, including Intel, Rambus, ASUS, Toshiba, and Dell
2. Quality communication skills with experience in technical training and seminar speaking
3. Project management using skilled consultants and a variety of partners

WHERE TO BUY SIGNAL INTEGRITY CAL KIT, CABLES, PROBES, ADAPTORS, 67G CONNECTORS?

CHECK OUT        WWW.PROBEPLACE.COM

Call Ben if you have any question.  408-657-9992

HOT selling item        Flex Scope Arm Positioner

On-Site Signal Integrity Measurement Service

Signal Integrity serivce, Measurement, Validation, PCB probe station, Probe holder, Probe positioner, Connector, Probe Card design.

************************************

May 17 @ Granite River Labs, Santa Clara, CA
Practical VNA and TDR Measurements Hands-On Lab Training by Ben Chia
Sponsored by MetricTest
Download presentation materials here 

*****************************

 Our expertise:

- Model Correlations

- VNA, TDR measruement

- Fixture de-embedding

- PCB layout

- Via transition design

- Crosstalk reduction

- Power Integrity

- Worst case design

- Timing budget

- Channel model

- 10G backplane